| Release Date: | 2023-03-01 | |
| Impact: | None | What is this? |
When SMT is enabled, certain AMD processors may speculatively execute instructions using a target from the sibling thread after an SMT mode switch potentially resulting in information disclosure.
See more information about CVE-2022-27672 from MITRE CVE dictionary and NIST NVD
NOTE: The following CVSS metrics and score provided are preliminary and subject to review.
| Base Score: | 4.7 |
| Vector String: | CVSS:3.0/AV:L/AC:H/PR:L/UI:N/S:U/C:H/I:N/A:N |
| Version: | 3.0 |
| Attack Vector: | Local |
| Attack Complexity: | High |
| Privileges Required: | Low |
| User Interaction: | None |
| Scope: | Unchanged |
| Confidentiality Impact: | High |
| Integrity Impact: | None |
| Availability Impact: | None |
| Platform | Errata | Release Date |
| Oracle Linux version 7 (kernel-uek) | ELSA-2023-12255 | 2023-04-17 |
| Oracle Linux version 7 (kernel-uek-container) | ELSA-2023-12256 | 2023-04-17 |
| Oracle Linux version 8 (kernel-uek) | ELSA-2023-12255 | 2023-04-17 |
| Oracle Linux version 8 (kernel-uek-container) | ELSA-2023-12256 | 2023-04-17 |
This page is generated automatically and has not been checked for errors or omissions. For clarification or corrections: