| Release Date: | 2026-08-11 | |
| Impact: | Moderate | What is this? |
Improper handling of overlap between protected memory ranges for some Intel(R) Xeon(R) 6 processors when using Intel(R) TDX within SMM may allow an escalation of privilege. SMM adversary with a privileged user combined with a high complexity attack may enable escalation of privilege. This result may potentially occur via local access when attack requirements are present with special internal knowledge and requires no user interaction. The potential vulnerability may impact the confidentiality (high), integrity (high) and availability (none) of the vulnerable system, resulting in subsequent system confidentiality (none), integrity (none) and availability (none) impacts.
See more information about CVE-2025-31936 from MITRE CVE dictionary and NIST NVD
NOTE: The following CVSS metrics and score provided are preliminary and subject to review.
| Base Score: | 5.7 |
| Vector String: | CVSS:3.1/AV:L/AC:H/PR:H/UI:N/S:U/C:H/I:H/A:N |
| Version: | 3.1 |
| Attack Vector: | Local |
| Attack Complexity: | High |
| Privileges Required: | High |
| User Interaction: | None |
| Scope: | Unchanged |
| Confidentiality Impact: | High |
| Integrity Impact: | High |
| Availability Impact: | None |
| Platform | Errata | Release Date |
| Oracle Linux version 8 (microcode_ctl) | ELSA-2026-65147-0 | 2026-09-16 |
This page is generated automatically and has not been checked for errors or omissions. For clarification or corrections: